Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add RTL Code Coverage waivers following confirmation using SLEC app of JasperGold and SiemensEDA QuestaFormal. #2461

Merged

Conversation

dd-BeeNee
Copy link

Further improve RTL Code coverage by waiving those proven unreachable. Now we are left with only 6 causes resulting 17 holes in cv32e40p_controller.sv. Down from 24 holes.

…f JasperGold and SiemensEDA QuestaFormal.

Signed-off-by: Bee Nee Lim <[email protected]>
@MikeOpenHWGroup MikeOpenHWGroup merged commit e4e265a into openhwgroup:cv32e40p/dev Jun 5, 2024
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants