Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

change default serial port to connect to FPGAs #366

Merged
merged 1 commit into from
Mar 22, 2022
Merged

Conversation

JDLopes
Copy link
Contributor

@JDLopes JDLopes commented Mar 22, 2022

No description provided.

@jjts jjts merged commit c79db59 into IObundle:devel Mar 22, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants