-
Notifications
You must be signed in to change notification settings - Fork 102
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
* Added DDR4 w/ECC. * Added L2 and L2 CPC SRAM support * Added platform SRAM 160KB support * Added support for core timers (timebase) and platform clock. * Added IFC driver with erase/write * Added stage 1 loader to relocate wolfBoot to DDR * Added CPLD, QUICC, FMAN and MP drivers * Added eSPI driver for TPM. * Added hal_early_init instead of calling ddr_init directly. * Fixes for device tree (DTB) loading with update_ram and PPC boot. * Fixes for relocating CCSRBAR to upper. * Fixes for interrupt offsets.
- Loading branch information
Showing
28 changed files
with
2,579 additions
and
328 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,67 @@ | ||
# NXP QorIQ T1024 (2 core) | ||
|
||
ARCH=PPC | ||
TARGET=nxp_t1024 | ||
SIGN?=ECC384 | ||
HASH?=SHA384 | ||
IMAGE_HEADER_SIZE?=512 | ||
DEBUG?=0 | ||
DEBUG_UART?=1 | ||
VTOR?=1 | ||
CORTEX_M0?=0 | ||
NO_ASM?=0 | ||
EXT_FLASH?=0 | ||
SPI_FLASH?=0 | ||
NO_XIP?=0 | ||
UART_FLASH?=0 | ||
ALLOW_DOWNGRADE?=0 | ||
NVM_FLASH_WRITEONCE?=0 | ||
WOLFBOOT_VERSION?=0 | ||
NO_MPU?=0 | ||
SPMATH?=0 | ||
SPMATHALL?=1 | ||
RAM_CODE?=0 | ||
DUALBANK_SWAP?=0 | ||
WOLFTPM?=0 | ||
ELF?=1 | ||
DEBUG_ELF=0 | ||
|
||
# NOR Base Address | ||
ARCH_FLASH_OFFSET?=0xEC000000 | ||
|
||
# Flash Sector Size | ||
WOLFBOOT_SECTOR_SIZE=0x10000 | ||
|
||
# wolfBoot start address | ||
WOLFBOOT_ORIGIN=0xEFF40000 | ||
# wolfBoot partition size (custom) | ||
BOOTLOADER_PARTITION_SIZE=0xC0000 | ||
|
||
# Application Partition Size | ||
WOLFBOOT_PARTITION_SIZE?=0x01E00000 | ||
# Location in Flash for Application Partition | ||
WOLFBOOT_PARTITION_BOOT_ADDRESS?=0xEE000000 | ||
# Load Partition to RAM Address | ||
WOLFBOOT_LOAD_ADDRESS?=0x70000000 | ||
|
||
# Location in Flash for Update Partition | ||
WOLFBOOT_PARTITION_UPDATE_ADDRESS?=0xEC200000 | ||
|
||
# Location of temporary sector used during updates | ||
WOLFBOOT_PARTITION_SWAP_ADDRESS?=0xEC0F0000 | ||
|
||
# Stage 1 loader settings (16KB) | ||
WOLFBOOT_STAGE1_SIZE=0x4000 | ||
# Location in Flash for stage 1 loader (XIP from boot ROM) | ||
WOLFBOOT_STAGE1_FLASH_ADDR=0xEFFFC000 | ||
# Address in RAM to load wolfBoot (end of DDR at 2GB-1MB) | ||
WOLFBOOT_STAGE1_LOAD_ADDR=0x7FF00000 | ||
|
||
# DTS (Device Tree) | ||
WOLFBOOT_DTS_BOOT_ADDRESS?=0xEC020000 | ||
WOLFBOOT_DTS_UPDATE_ADDRESS?=0xEC040000 | ||
# DTS Load to RAM Address | ||
WOLFBOOT_LOAD_DTS_ADDRESS?=0x7F100000 | ||
|
||
# Load to RAM before hash and verify | ||
CFLAGS_EXTRA+=-DWOLFBOOT_USE_RAMBOOT |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,23 @@ | ||
/* nxp_ppc.c | ||
* | ||
* Copyright (C) 2023 wolfSSL Inc. | ||
* | ||
* This file is part of wolfBoot. | ||
* | ||
* wolfBoot is free software; you can redistribute it and/or modify | ||
* it under the terms of the GNU General Public License as published by | ||
* the Free Software Foundation; either version 2 of the License, or | ||
* (at your option) any later version. | ||
* | ||
* wolfBoot is distributed in the hope that it will be useful, | ||
* but WITHOUT ANY WARRANTY; without even the implied warranty of | ||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | ||
* GNU General Public License for more details. | ||
* | ||
* You should have received a copy of the GNU General Public License | ||
* along with this program; if not, write to the Free Software | ||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA | ||
*/ | ||
|
||
/* This file gets directly included from nxp_ targets. | ||
* This file contains shared driver code for all NXP QorIQ platforms */ |
Oops, something went wrong.