You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Apr 27, 2023. It is now read-only.
- See #23. Working verilator build and running out of ROM.
- Need to implement simulator appropriate UART.
- See #17. FSBL now uses scarv-cpu core complex linker script.
On branch scarv/skywater/dev
Changes to be committed:
modified: extern/scarv-cpu
modified: flow/gtkwave/scarv-soc.gtkw
modified: flow/selfcheck/Makefile.in
modified: flow/verilator/Makefile.in
new file: flow/verilator/manifest-soc-rtl.txt
new file: flow/verilator/manifest-soc-tb.txt
deleted: flow/verilator/scarv-soc-rtl.manifest
new file: flow/verilator/scarv-soc-tb.cmd
deleted: flow/verilator/scarv-soc-testbench.manifest
new file: rtl/gpio/gpio_top.sv
new file: rtl/soc/scarv_soc.sv
deleted: rtl/soc/scarv_soc.v
new file: rtl/soc/scarv_soc_periph_top.sv
new file: rtl/uart/uart_top.sv
Sign up for freeto subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Labels
enhancementNew feature or requestFlowChange relating to flow/scripting
There are currently 4 different linker scripts used in the project:
flow/selfcheck/boot-link.ld
flow/selfcheck/test-link.ld
src/examples/share/link.ld
src/fsbl/link.ld
These should really be combined into just two:
The text was updated successfully, but these errors were encountered: