Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Diodes PCIe switch support #5609

Merged
merged 4 commits into from
Oct 27, 2023
Merged

Diodes PCIe switch support #5609

merged 4 commits into from
Oct 27, 2023

Conversation

P33M
Copy link
Contributor

@P33M P33M commented Sep 20, 2023

See #5352 - trial fix for the huge reset time needed.

This property can be used to delay deassertion of external fundamental
reset, which may be useful for endpoints that require an extended time for
internal setup to complete.

Signed-off-by: Jonathan Bell <[email protected]>
tmp = readl(base + PCIE_MISC_HARD_PCIE_HARD_DEBUG);
u32p_replace_bits(&tmp, 0, PCIE_MISC_HARD_PCIE_HARD_DEBUG_PERST_ASSERT_MASK);
writel(tmp, base + PCIE_MISC_HARD_PCIE_HARD_DEBUG);
} else
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Extra braces here, to match the if clause.

@@ -814,6 +814,8 @@ spi10_cs_pins: &spi10_cs_gpio1 {};
pciex1 = <&pciex1>, "status";
pciex1_gen = <&pciex1> , "max-link-speed:0";
pciex1_no_l0s = <&pciex1>, "aspm-no-l0s?";
pciex1_tperst_clk_ms = <&pciex1>, "brcm,tperst-clk-ms:0";
pcie_tperst_clk_ms = <&pciex1>, "brcm,tperst-clk-ms:0";
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

We also need a line or two for each parameter in the top section of the README.

P33M added 3 commits October 26, 2023 14:23
The RC has a feature that allows for manual control over the deassertion
of the PERST# output pin, which allows the time between refclk active
and reset deassert at the EP to be increased.

Signed-off-by: Jonathan Bell <[email protected]>
The Pi 5 variant gets two parameters so that the CM4-compatible
name will also work on Pi 5.

Signed-off-by: Jonathan Bell <[email protected]>
RP1 supports it, but it's not a given that an arbitrary EP device
on PCIE2 will. Migrate the property to the rp1_target fragment.

Signed-off-by: Jonathan Bell <[email protected]>
@pelwell pelwell merged commit cb013b6 into rpi-6.1.y Oct 27, 2023
12 checks passed
@popcornmix popcornmix deleted the pcie_perst branch October 27, 2023 15:28
popcornmix added a commit to raspberrypi/firmware that referenced this pull request Oct 30, 2023
popcornmix added a commit to raspberrypi/rpi-firmware that referenced this pull request Oct 30, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants