Skip to content

Avoid wide signals in sensitivity lists of immediate assertions #252

Avoid wide signals in sensitivity lists of immediate assertions

Avoid wide signals in sensitivity lists of immediate assertions #252

Annotations

1 warning

Verilog Sources

succeeded Sep 4, 2024 in 40s