Skip to content
lint

Allow reset connection in SCM if FPGA target is exported. #101

Sign in to view logs

Allow reset connection in SCM if FPGA target is exported.

Allow reset connection in SCM if FPGA target is exported. #101

Triggered via pull request June 9, 2024 13:01
@yvantoryvantor
opened #14
astral-synth
Status Success
Total duration 49s
Artifacts 1

lint.yml

on: pull_request
Lint Verilog sources
41s
Lint Verilog sources
lint-license
11s
lint-license
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
lint-license
Node.js 16 actions are deprecated. Please update the following actions to use Node.js 20: actions/checkout@v3, actions/setup-python@v2. For more information see: https://github.blog/changelog/2023-09-22-github-actions-transitioning-from-node-16-to-node-20/.
lint-license
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/setup-python@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/

Artifacts

Produced during runtime
Name Size
verible-linter Expired
350 Bytes