Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update debug.rst #675

Merged
merged 2 commits into from
Dec 3, 2021
Merged

Conversation

davideschiavone
Copy link
Contributor

This should clarify interrupts during single-step to fix #669

Interrupts during Single-Step Behavior
--------------------------------------

The CV32E40P CPU is compliant with the 0.13.2 RISC-V Debug spec.
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I think this is a bit too strong. I would say that the 40P is not compliant to the intended interpretation of the 0.13.2 specification, but that this intended behavior was only clarified in version 1.0.0.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

agree and fixed

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

let's wait for @strichmo before merging in

@davideschiavone davideschiavone merged commit cd95be0 into openhwgroup:master Dec 3, 2021
@pascalgouedo pascalgouedo added the Component:Doc For issues in the Documentation (e.g. for README.md files) label Nov 14, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Component:Doc For issues in the Documentation (e.g. for README.md files)
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Please update the User Manual to clarify "interrupt occurs during step" behavior
3 participants