-
Notifications
You must be signed in to change notification settings - Fork 778
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[adc_ctrl] Updates to LP -> NP transition #21829
Conversation
e15b213
to
85ba216
Compare
This is not fully clean and needs DIF/DV alignments. I just wanted to put this draft up for review to see whether these CSR changes are along the lines of what we think we need. |
From the description, it sounds exactly as what we need. |
80e98bd
to
d8029c4
Compare
8102304
to
7bba25e
Compare
hw/ip/adc_ctrl/data/adc_ctrl.hjson
Outdated
@@ -312,24 +312,6 @@ | |||
] | |||
} | |||
|
|||
{ name: "filter_status", |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@moidx @timothytrippel PTAL
9e8e652
to
1fb7fe8
Compare
The DIF has been aligned, but the DV environment still needs patches and fails currently. |
1fb7fe8
to
db7763e
Compare
Signed-off-by: Michael Schaffner <[email protected]>
b9a1454
to
7ed6ad1
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
DIF changes LGTM.
029a7cf
to
452d72c
Compare
Ok the latest force push updates the block-level DV and models the new FSM behavior and the new interrupt/wakeup source, so that it is implicitly tested by randomized sequences like |
136c051
to
8ba5e97
Compare
The ADC_CTRL FSM has a low power sensing mode where ADC samples are taken at a low sampling rate. If a match is seen, it transitions to normal sampling mode in order to confirm the match. Unfortunately, if it does not confirm the match and the chip is in a low-power (sleep) state, the ADC_CTRL FSM stays in normal sampling mode and does not wake up the chip. This is not ideal from a power perspective, since in normal sampling mode, the average power consumption is much higher due to regular ADC sampling. This patch fixes that and introduces a condition in the normal sampling mode that automatically sends the FSM back to low power sampling if a match cannot be confirmed in the normal sampling mode (in case the ADC_CTRL is configured do use low power sampling). Fixes lowRISC#13725 Signed-off-by: Michael Schaffner <[email protected]>
Note that this register is automatically synced from AON to bus clock domain as part of the auto-generated reg node. Signed-off-by: Michael Schaffner <[email protected]>
Signed-off-by: Michael Schaffner <[email protected]>
8ba5e97
to
2846eef
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM, thanks for the ADC debug changes!
This contains the following patches:
3) in preparation for 4), the redundant filter_status register is removed as described in #11354-> this is reverted as it is not strictly required, and would change the current wakeup detection logic to get intertwined with the interrupt logic. this in turn would require a more significant DV update for which we currently do not have the resources for.