Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[ImportVerilog] Support assignment patterns with integer type #7646

Merged
merged 2 commits into from
Sep 28, 2024

Commits on Sep 27, 2024

  1. [ImportVerilog] Add support for $clog2

    Add a `moore.builtin.clog2` op and use it to convert `$clog2` calls in
    ImportVerilog.
    fabianschuiki committed Sep 27, 2024
    Configuration menu
    Copy the full SHA
    c1d2fa6 View commit details
    Browse the repository at this point in the history
  2. [ImportVerilog] Support assignment patterns with integer type

    Allow `'{...}` assignment patterns to be used to assign integer values.
    Slang already computes the value for each element in the resulting type.
    All that's needed is a concat with the right operand order.
    fabianschuiki committed Sep 27, 2024
    Configuration menu
    Copy the full SHA
    8d54d2d View commit details
    Browse the repository at this point in the history