-
Notifications
You must be signed in to change notification settings - Fork 7.4k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Fix a race-condition in esp_ipc_isr (IDFGH-10179) #11447
Closed
pguyot
wants to merge
1
commit into
espressif:master
from
pguyot:w20/fix-race-condition-in-esp_ipc_isr
Closed
Fix a race-condition in esp_ipc_isr (IDFGH-10179) #11447
pguyot
wants to merge
1
commit into
espressif:master
from
pguyot:w20/fix-race-condition-in-esp_ipc_isr
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Closed
3 tasks
github-actions
bot
changed the title
Fix a race-condition in esp_ipc_isr
Fix a race-condition in esp_ipc_isr (IDFGH-10179)
May 19, 2023
bettio
added a commit
to atomvm/AtomVM
that referenced
this pull request
May 19, 2023
…tests Fix flappiness of esp32 qemu tests ESP32 qemu tests were flappy because of a race condition in esp-idf that probably only occurs on qemu under heavy load (or within GitHub CI which doesn't really allocate two cores to actions) The fix consists in applying a patch against v4.4.4 The patch was also provided in espressif/esp-idf#11447 See discussion in espressif/esp-idf#11433 Also bump versions of pytest-embedded plugins Also optimize esp32 test by using espressif precompiled qemu binary These changes are made under both the "Apache 2.0" and the "GNU Lesser General Public License 2.1 or later" license terms (dual license). SPDX-License-Identifier: Apache-2.0 OR LGPL-2.1-or-later
When I see PR's that are so low level, I always wonder how you found this, and what you are working on? Impressive work. |
The race condition is very unlikely on real hardware but can be observed with qemu under heavy load. Also add missing `memw` instructions which are generated by the C compiler but absent in the assembly code. Signed-off-by: Paul Guyot <[email protected]>
pguyot
force-pushed
the
w20/fix-race-condition-in-esp_ipc_isr
branch
from
May 20, 2023 12:02
9ed1555
to
39b74ac
Compare
espressif-bot
added
Status: In Progress
Work is in progress
and removed
Status: Opened
Issue is new
labels
May 22, 2023
Thanks for the PR. I accepted these changes. Also, I will do backports up to v4.4. |
espressif-bot
added
Status: Done
Issue is done internally
Resolution: NA
Issue resolution is unavailable
and removed
Status: In Progress
Work is in progress
labels
May 24, 2023
espressif-bot
pushed a commit
that referenced
this pull request
May 26, 2023
The race condition is very unlikely on real hardware but can be observed with qemu under heavy load. Also add missing `memw` instructions which are generated by the C compiler but absent in the assembly code. Signed-off-by: Paul Guyot <[email protected]> Signed-off-by: KonstantinKondrashov <[email protected]> Merges #11447 Closes #11433
Thanks for your contribution again, changes have been merged with ceb121f. |
espressif-bot
pushed a commit
that referenced
this pull request
Jun 15, 2023
The race condition is very unlikely on real hardware but can be observed with qemu under heavy load. Also add missing `memw` instructions which are generated by the C compiler but absent in the assembly code. Signed-off-by: Paul Guyot <[email protected]> Signed-off-by: KonstantinKondrashov <[email protected]> Merges #11447 Closes #11433
v4.4 branch does not include this fix so far. |
espressif-bot
pushed a commit
that referenced
this pull request
Jul 7, 2023
The race condition is very unlikely on real hardware but can be observed with qemu under heavy load. Also add missing `memw` instructions which are generated by the C compiler but absent in the assembly code. Signed-off-by: Paul Guyot <[email protected]> Signed-off-by: KonstantinKondrashov <[email protected]> Merges #11447 Closes #11433
espressif-bot
pushed a commit
that referenced
this pull request
Jul 14, 2023
The race condition is very unlikely on real hardware but can be observed with qemu under heavy load. Also add missing `memw` instructions which are generated by the C compiler but absent in the assembly code. Signed-off-by: Paul Guyot <[email protected]> Signed-off-by: KonstantinKondrashov <[email protected]> Merges #11447 Closes #11433
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The race condition is very unlikely on real hardware but can be observed with qemu under heavy load.
Also add missing
memw
instructions which are generated by the C compiler but absent in the assembly code.Fix #11433
See issue for discussion