Skip to content

Commit

Permalink
Rework actions
Browse files Browse the repository at this point in the history
Signed-off-by: Michal Czyz <[email protected]>
  • Loading branch information
mczyz-antmicro committed Apr 3, 2024
1 parent 89a9191 commit ba20d19
Show file tree
Hide file tree
Showing 10 changed files with 268 additions and 407 deletions.
26 changes: 0 additions & 26 deletions .github/actions/build/action.yml

This file was deleted.

15 changes: 0 additions & 15 deletions .github/actions/cache/action.yml

This file was deleted.

23 changes: 0 additions & 23 deletions .github/actions/free-disk/action.yml

This file was deleted.

94 changes: 0 additions & 94 deletions .github/actions/implementation/action.yml

This file was deleted.

24 changes: 0 additions & 24 deletions .github/actions/test/action.yml

This file was deleted.

37 changes: 0 additions & 37 deletions .github/scripts/validate_json.py

This file was deleted.

37 changes: 37 additions & 0 deletions .github/workflows/xls-modules-dma.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"dma": {
"name": "//xls/modules/dma",
"rules": [
{
"ir": "csr_opt_ir_benchmark",
"verilog": "verilog_csr",
"synthesis": "csr_benchmark_synth",
"pnr": "csr_place_and_route"
},
{
"ir": "axi_csr_opt_ir_benchmark",
"verilog": "verilog_axi_csr",
"synthesis": "axi_csr_benchmark_synth",
"pnr": "axi_csr_place_and_route"
},
{
"ir": "address_generator_opt_ir_benchmark",
"verilog": "verilog_address_generator",
"synthesis": "address_generator_benchmark_synth",
"pnr": "address_generator_place_and_route"
},
{
"ir": "frontend_reader_opt_ir_benchmark",
"verilog": "verilog_frontend_reader",
"synthesis": "frontend_reader_benchmark_synth",
"pnr": "frontend_reader_place_and_route"
},
{
"ir": "frontend_writer_opt_ir_benchmark",
"verilog": "verilog_frontend_writer",
"synthesis": "frontend_writer_benchmark_synth",
"pnr": "frontend_writer_place_and_route"
}
]
}
}
Loading

0 comments on commit ba20d19

Please sign in to comment.