-
Notifications
You must be signed in to change notification settings - Fork 86
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Updated with iob-soc devel branch; Initial version of modelsim working #336
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
SUBMODULES_DIR. To generate the list of submodules: The script runs goes through every folder present in SUBMODULES_DIR and executes the corename target of the makefile inside each folder to extract the CORE_NAME of each submodule. If the extracted CORE_NAME did not exist in the list of submodules, then it appends to the list, and adds its path to $p_DIR. If a duplicate is found, it ignores that submodule and prints the message: "NOTICE: Duplicate '<CORE_NAME>' submodule found. Ignoring."
fix ASIC RAM initialization; update CACHE submodule; merge with iob-soc/master
fix merge with iob-soc/master
fix ASIC tests' targets; change ASIC framework for synthesize iob-soc with DDR access; fix ASIC memories' targets; update UART and CACHE submodules
update test.expected file for xcelium simulator
add(submodules): Single level submodule dependency
- add missing `AXI_DIR` variable in `config.mk` - remove `AXI_DIR` variable ovewrite in `simulation.mk`
- Update UART submodule to latest commit in devel - This new commit also passes UART validation in jenkins
fix(AXI): Fix path to AXI submodule; Update UART
switched to devel for future work from now on
changes in targets ....combined and removed
changes to add sp ram in sram.v after merge with devel
changes for addition of USE_SPRAM
fix .sdc file generation for ASIC; rename ASIC report files extention; update all submodules; update sources
…; update CACHE submodule
update system.v and system_tb.v targets; update system_core_tb.v file; update CACHE submodule
update UART submodule
- Initial version of script to run modelsim simulator
- Create build target to generate all verilog sources and headers before running simulation - Update icarus and xcelium make run targets as well - Add optional flags for ssh and rsync commands (only used for modelsim currently)
- Modelsim does not support implicit cast from reg to string - Try modelsim with: ``` make sim SIMULATOR=modelsim ``` Note: you need to setup the environment variables: ``` MODELSIM_SERVER MODELSIM_USER MODELSIM_SSH_FLAGS MODELSIM_SYNC_FLAGS ```
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Note to run modelsim you need to set the following environment variables: