Merge pull request #228 from microSharjeel/asic

Makefile for OpenRAM/OpenLane. OpenRAM make rule added
IObundle · Nov 3, 2021 · 7a801b2 · 7a801b2
2 parents 9b88916 + 05c7474
commit 7a801b2
Show file tree

Hide file tree

Showing 3 changed files with 11 additions and 3 deletions.
diff --git a/hardware/asic/README.md b/hardware/asic/README.md
@@ -240,8 +240,9 @@ git clone https://github.com/VLSIDA/OpenRAM
 ```
 2. set following environment variables in bashrc
   ```bash
-  export OPENRAM_HOME="$HOME/openram/compiler"
-  export OPENRAM_TECH="$HOME/openram/technology"
+  export OPENRAM_COMPILER="<path to openRAM root dir>/compiler"
+  export OPENRAM_TECH="<path to openRAM root dir>/technology"
+  export OPENRAM_HOME="<path to openRAM root dir>"
   ```
 3. Also add OPENRAM_HOME to your PYTHONPATH
 ```bash

diff --git a/hardware/asic/skywater/Makefile b/hardware/asic/skywater/Makefile
@@ -0,0 +1,8 @@
+#Makefile for OpenLane and OpenRAM started on 2/11/21
+sram:
+	python3 $(OPENRAM_COMPILER)/openram.py $(OPENRAM_HOME)/myconfig.py
+
+.PHONY: clean
+clean:
+	rm -rf __pycache__
+	rm -rf temp
diff --git a/hardware/asic/skywater/skywater130.mk b/hardware/asic/skywater/skywater130.mk