ARM support #955
Closed
ARM support #955
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
add support for ADC instruction
Added UXTH support
…de is still there but it can start to be removed now
…i, STRDui and ADDv8i8 (#8) * Created Entries for NEON registers V0-V31 Allocated memory in Backing register store for V0-V31 Created dealiasing rules from H, S, D floating-point registers to V registers Removed some redundant code lines in existing code * Created a function to map ARM registers to the Backing Store Added SIMD/FP registers to getRegSize and mapRegToBackingReg Added support for :lo12: relocation specifier in readFromOperand Modified writeToOutputReg to check Destination Register instead of Instruction Size for value extending rules Supported writing to a 128 bit register in writeToOutputReg by ZExtding any smaller value * Added a test for vector add ADDv8i8 and a test for scalar ADD Commented code blocking vector instructions Added ADDv8i8, LDRDui and STRDui as 64 bit instructions * Update adjust_src.cpp * Update adjust_src.cpp * Changed Vn to Qn regs Renamed GOT to instExprVarMap Wrote mapExprVar and getExprVar functions and replaced existing code blocks with these function calls Generalized relocation specifier identification * Revert "Update adjust_src.cpp" This reverts commit 4fd9c3e.
* Corrected code mapping ADRP instructions to expressions Added Expr cases to LDRHHui, LDRBBui, LDRWui and LDRDui * Fixed getRegSize by added leftout registers WZR, XZR, WSP, SP, LR and FP Added more comments Handled 128 bit regs for readFromReg Removed vector register from get ParamsLoadImmed and getParamsStoreImmed as only general purpose regs are used for memory Added LDRBui * Fixed bug where a load was created and stored in "a" without it being used for some PC-relative addressing instructions like ADDXri. Fixed getExprVar by breaking loop through visited ADRP instrucitons Added more comments * Adding LDRHui, STRHui, and ADDv4i16 * Generalizing Vector Add instruction code Added function to compute bit width (getBitWidth) of some Value (scalar or vector) and replaced getIntegerBitWidth function calls with this new function * Moved unhandled tests to "unhandled" folder
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
No description provided.