Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Implement missing functionality for handling of IPv6 next header (HBH hop-by-hop-option) which holds RPL related information. #3289

Closed
zephyrbot opened this issue Mar 3, 2017 · 2 comments
Closed

Implement missing functionality for handling of IPv6 next header (HBH hop-by-hop-option) which holds RPL related information. #3289

zephyrbot opened this issue Mar 3, 2017 · 2 comments
Assignees
@rveerama1
Labels
area: Networking Enhancement Changes/Updates/Additions to existing features priority: medium Medium impact/importance bug

Comments

@zephyrbot
Copy link
Collaborator

zephyrbot commented Mar 3, 2017 •
edited
Loading

Reported by Ravi kumar Veeramally:

RPL related information is kept in IPv6 next header (HBH hop-by-bop) and not handled properly.

(Imported from Jira ZEP-1841)
@zephyrbot
Copy link
Collaborator Author

by Ravi kumar Veeramally:

Couple of patches (already part of net branch) fixes this issue. So closing this.

@zephyrbot
Copy link
Collaborator Author

zephyrbot commented Mar 20, 2017 •
edited
Loading

Blocks GH-2153

@zephyrbot zephyrbot added priority: medium Medium impact/importance bug area: Networking Enhancement Changes/Updates/Additions to existing features task labels Sep 23, 2017
fkan-ec pushed a commit to fkan-ec/zephyr that referenced this issue Jan 17, 2022
@SaurabhK-88
[BUG zephyrproject-rtos#3289]: Map entire 8GB DDR memory
30c5746 
Signed-off-by: Saurabh Karajgaonkar <[email protected]>
fkan-ec pushed a commit to fkan-ec/zephyr that referenced this issue Jan 17, 2022
@psawargaonkar-edgeq
Merge pull request zephyrproject-rtos#17 from ec-platform-sw/ddr_mapping
cbf71f8 
[BUG zephyrproject-rtos#3289]: Map entire 8GB DDR memory
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@rveerama1 rveerama1

Labels
area: Networking Enhancement Changes/Updates/Additions to existing features priority: medium Medium impact/importance bug
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@rveerama1 @zephyrbot