A Template Standard Cell Library
This repository contains a set of Verilog module files describing simple combinational and sequential logic gates. These serve as a template for implementing a larger standard cell library.
-
Notifications
You must be signed in to change notification settings - Fork 1
A Template Standard Cell Library
License
xfong/StdCellTemplates
About
A Template Standard Cell Library
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published