Skip to content

[RISCV] Make X5 allocatable for JALR on CPUs without RAS #1

[RISCV] Make X5 allocatable for JALR on CPUs without RAS

[RISCV] Make X5 allocatable for JALR on CPUs without RAS #1

Triggered via push February 5, 2024 06:24
Status Failure
Total duration
Artifacts

This workflow graph cannot be shown

A graph will be generated the next time this workflow is run.

Annotations

1 error
Invalid workflow file: .github/workflows/pr-code-format.yml#L3
You have an error in your yaml syntax on line 3