Skip to content

vad-rulezz/or1200

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits
README.md
README.md
 
 
or1200_alu.v
or1200_alu.v
 
 
or1200_amultp2_32x32.v
or1200_amultp2_32x32.v
 
 
or1200_cfgr.v
or1200_cfgr.v
 
 
or1200_cpu.v
or1200_cpu.v
 
 
or1200_ctrl.v
or1200_ctrl.v
 
 
or1200_dc_fsm.v
or1200_dc_fsm.v
 
 
or1200_dc_ram.v
or1200_dc_ram.v
 
 
or1200_dc_tag.v
or1200_dc_tag.v
 
 
or1200_dc_top.v
or1200_dc_top.v
 
 
or1200_defines.v
or1200_defines.v
 
 
or1200_dmmu_tlb.v
or1200_dmmu_tlb.v
 
 
or1200_dmmu_top.v
or1200_dmmu_top.v
 
 
or1200_dpram.v
or1200_dpram.v
 
 
or1200_dpram_256x32.v
or1200_dpram_256x32.v
 
 
or1200_dpram_32x32.v
or1200_dpram_32x32.v
 
 
or1200_du.v
or1200_du.v
 
 
or1200_except.v
or1200_except.v
 
 
or1200_fpu.v
or1200_fpu.v
 
 
or1200_fpu_addsub.v
or1200_fpu_addsub.v
 
 
or1200_fpu_arith.v
or1200_fpu_arith.v
 
 
or1200_fpu_div.v
or1200_fpu_div.v
 
 
or1200_fpu_fcmp.v
or1200_fpu_fcmp.v
 
 
or1200_fpu_intfloat_conv.v
or1200_fpu_intfloat_conv.v
 
 
or1200_fpu_intfloat_conv_except.v
or1200_fpu_intfloat_conv_except.v
 
 
or1200_fpu_mul.v
or1200_fpu_mul.v
 
 
or1200_fpu_post_norm_addsub.v
or1200_fpu_post_norm_addsub.v
 
 
or1200_fpu_post_norm_div.v
or1200_fpu_post_norm_div.v
 
 
or1200_fpu_post_norm_intfloat_conv.v
or1200_fpu_post_norm_intfloat_conv.v
 
 
or1200_fpu_post_norm_mul.v
or1200_fpu_post_norm_mul.v
 
 
or1200_fpu_pre_norm_addsub.v
or1200_fpu_pre_norm_addsub.v
 
 
or1200_fpu_pre_norm_div.v
or1200_fpu_pre_norm_div.v
 
 
or1200_fpu_pre_norm_mul.v
or1200_fpu_pre_norm_mul.v
 
 
or1200_freeze.v
or1200_freeze.v
 
 
or1200_genpc.v
or1200_genpc.v
 
 
or1200_gmultp2_32x32.v
or1200_gmultp2_32x32.v
 
 
or1200_gmultp2_32x32.v.orig
or1200_gmultp2_32x32.v.orig
 
 
or1200_ic_fsm.v
or1200_ic_fsm.v
 
 
or1200_ic_ram.v
or1200_ic_ram.v
 
 
or1200_ic_tag.v
or1200_ic_tag.v
 
 
or1200_ic_top.v
or1200_ic_top.v
 
 
or1200_if.v
or1200_if.v
 
 
or1200_immu_tlb.v
or1200_immu_tlb.v
 
 
or1200_immu_top.v
or1200_immu_top.v
 
 
or1200_iwb_biu.v
or1200_iwb_biu.v
 
 
or1200_lsu.v
or1200_lsu.v
 
 
or1200_mem2reg.v
or1200_mem2reg.v
 
 
or1200_mult_mac.v
or1200_mult_mac.v
 
 
or1200_operandmuxes.v
or1200_operandmuxes.v
 
 
or1200_pic.v
or1200_pic.v
 
 
or1200_pm.v
or1200_pm.v
 
 
or1200_qmem_top.v
or1200_qmem_top.v
 
 
or1200_reg2mem.v
or1200_reg2mem.v
 
 
or1200_rf.v
or1200_rf.v
 
 
or1200_rfram_generic.v
or1200_rfram_generic.v
 
 
or1200_sb.v
or1200_sb.v
 
 
or1200_sb_fifo.v
or1200_sb_fifo.v
 
 
or1200_spram.v
or1200_spram.v
 
 
or1200_spram_1024x32.v
or1200_spram_1024x32.v
 
 
or1200_spram_1024x32_bw.v
or1200_spram_1024x32_bw.v
 
 
or1200_spram_1024x8.v
or1200_spram_1024x8.v
 
 
or1200_spram_128x32.v
or1200_spram_128x32.v
 
 
or1200_spram_2048x32.v
or1200_spram_2048x32.v
 
 
or1200_spram_2048x32_bw.v
or1200_spram_2048x32_bw.v
 
 
or1200_spram_2048x8.v
or1200_spram_2048x8.v
 
 
or1200_spram_256x21.v
or1200_spram_256x21.v
 
 
or1200_spram_32_bw.v
or1200_spram_32_bw.v
 
 
or1200_spram_32x24.v
or1200_spram_32x24.v
 
 
or1200_spram_512x20.v
or1200_spram_512x20.v
 
 
or1200_spram_64x14.v
or1200_spram_64x14.v
 
 
or1200_spram_64x22.v
or1200_spram_64x22.v
 
 
or1200_spram_64x24.v
or1200_spram_64x24.v
 
 
or1200_sprs.v
or1200_sprs.v
 
 
or1200_top.v
or1200_top.v
 
 
or1200_tpram_32x32.v
or1200_tpram_32x32.v
 
 
or1200_tt.v
or1200_tt.v
 
 
or1200_wb_biu.v
or1200_wb_biu.v
 
 
or1200_wbmux.v
or1200_wbmux.v
 
 
or1200_xcv_ram32x8d.v
or1200_xcv_ram32x8d.v
 
 
timescale.v
timescale.v
 
 

Repository files navigation

re: Patches/Enhancements

Atomic Operations

For running linux you need a kernel which treats as l.swa op as memory write op, e.g. ensure that 0x300 (data page fault) exception handler in arch/openrisc/kernel/entry.S in linux kernel has following check:

l.sfgeui r6,0x33 // check opcode for write access

Recent kernels have it, older ones (3.x) may know nothing about l.swa (0x33 op id) and above check contains 0x34 constant.

Edge-triggered interrupts

Edge-triggered interrupts also need special treatment in linux kernel, ensure that irqchip driver (or just a generic handler in arch/openrisc/kernel/irq.c in older kernels) is configured to acknowledge an interrupt by writing '1' to SR register in PIC (to a bit corresponding to this interrupt). "opencores,or1k-pic" one does it, "opencores,or1200-pic" does not (it tries to directly clear that bit instead, it wont work).

Multiply-accumulate (MAC) ops

To use MAC ops in linux there is a need for patched linux kernel, which should save/restore MAC SPRs along with GPRs when switching execution contexts.

About

No description, website, or topics provided.

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Contributors 2

  •  
  •  

Languages