Skip to content

Commit

Permalink
arm64: dts: marvell: Add UART1-3 for AC5/AC5X
Browse files Browse the repository at this point in the history
The AC5/AC5X SoC has 4 UART blocks. Add the additional UART1-3 blocks to
the base dtsi file.

Signed-off-by: Chris Packham <[email protected]>
Signed-off-by: Gregory CLEMENT <[email protected]>
  • Loading branch information
cpackham-atlnz authored and gclement committed Sep 2, 2022
1 parent 568035b commit 31be791
Showing 1 changed file with 30 additions and 0 deletions.
30 changes: 30 additions & 0 deletions arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -95,6 +95,36 @@
status = "okay";
};

uart1: serial@12100 {
compatible = "snps,dw-apb-uart";
reg = <0x11000 0x100>;
reg-shift = <2>;
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
reg-io-width = <1>;
clocks = <&cnm_clock>;
status = "disabled";
};

uart2: serial@12200 {
compatible = "snps,dw-apb-uart";
reg = <0x12200 0x100>;
reg-shift = <2>;
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
reg-io-width = <1>;
clocks = <&cnm_clock>;
status = "disabled";
};

uart3: serial@12300 {
compatible = "snps,dw-apb-uart";
reg = <0x12300 0x100>;
reg-shift = <2>;
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
reg-io-width = <1>;
clocks = <&cnm_clock>;
status = "disabled";
};

mdio: mdio@22004 {
#address-cells = <1>;
#size-cells = <0>;
Expand Down

0 comments on commit 31be791

Please sign in to comment.