Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added PmuConfig for Intel Arrow Lake #3906

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 3 additions & 1 deletion src/PerfCounters.cc
Original file line number Diff line number Diff line change
Expand Up @@ -114,7 +114,8 @@ enum CpuMicroarch {
IntelSapphireRapid,
IntelEmeraldRapid,
IntelMeteorLake,
LastIntel = IntelMeteorLake,
IntelArrowLake,
LastIntel = IntelArrowLake,
FirstAMD,
AMDF15 = FirstAMD,
AMDZen,
Expand Down Expand Up @@ -202,6 +203,7 @@ struct PmuConfig {
static const PmuConfig pmu_configs[] = {
{ IntelEmeraldRapid, "Intel EmeraldRapid", 0x5111c4, 0, 0, 125, PMU_TICKS_RCB },
{ IntelSapphireRapid, "Intel SapphireRapid", 0x5111c4, 0, 0, 125, PMU_TICKS_RCB },
{ IntelArrowLake, "Intel Arrowlake", 0x5111c4, 0, 0, 125, PMU_TICKS_RCB },
{ IntelMeteorLake, "Intel Meteorlake", 0x5111c4, 0, 0, 125, PMU_TICKS_RCB },
{ IntelRaptorlake, "Intel Raptorlake", 0x5111c4, 0, 0, 125, PMU_TICKS_RCB },
{ IntelAlderlake, "Intel Alderlake", 0x5111c4, 0, 0, 125, PMU_TICKS_RCB },
Expand Down
2 changes: 2 additions & 0 deletions src/PerfCounters_x86.h
Original file line number Diff line number Diff line change
Expand Up @@ -96,6 +96,8 @@ static CpuMicroarch compute_cpu_microarch() {
return IntelEmeraldRapid;
case 0xa06a0:
return IntelMeteorLake;
case 0xc0660:
return IntelArrowLake;
case 0xf20: // Piledriver
case 0x30f00: // Steamroller
return AMDF15;
Expand Down
Loading