Skip to content

Commit

Permalink
Incorporate recent changes to RVB
Browse files Browse the repository at this point in the history
  • Loading branch information
darius-bluespec committed Apr 18, 2024
1 parent 555ec68 commit 839d567
Showing 1 changed file with 7 additions and 3 deletions.
10 changes: 7 additions & 3 deletions TG/riscv-profiles/rvs24-profile.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -162,7 +162,7 @@ address space.
The following are development options in RVB23U64 but are expansion
options in RVS24U64:

- *Zabha* Byte and Halfword Atomic Memory Operations
- *Zabha* Byte and Halfword Atomic Memory Operations
- *Zacas* Compare-and-swap
- *Ziccamoc* Main memory regions with both the cacheability and coherence PMAs
must provide AMOCASQ level PMA support.
Expand All @@ -176,6 +176,8 @@ RVS24U64:
- *Zvfhmin* Vector FP16 conversion instructions.
- *Zvbb* Vector bitmanip extension.
- *Zvkt* Vector data-independent execution time.
- *Supm* Pointer masking, with the execution environment providing a means to
select PMLEN=0 and PMLEN=7 at minimum.
- *Zfh* Scalar Half-Precision Floating-Point (FP16).
- *Zbc* Scalar carryless multiply.
- *Zvfh* Vector half-precision floating-point (FP16).
Expand Down Expand Up @@ -294,6 +296,9 @@ options in RVS24S64:
- *Ssnpm* Pointer masking, with `senvcfg.PME` supporting at minimum,
settings PMLEN=0 and PMLEN=7.

- *Sspm* Supervisor-mode pointer masking, with the supervisor execution
environment providing a means to select PMLEN=0 and PMLEN=7 at minimum.

- *H* The hypervisor extension.

When the hypervisor extension is implemented, the following are also mandatory:
Expand Down Expand Up @@ -547,7 +552,7 @@ Instruction Set Manual; the hyperlinks lead to their separate specifications.
- *Zicclsm*: Main memory supports misaligned loads/stores
- *Za64rs*: Reservation set size of at most 64 bytes
- *Za128rs*: Reservation set size of at most 128 bytes
- *Zic64b*: Cache block size isf 64 bytes
- *Zic64b*: Cache block size is 64 bytes
- *Svbare*: Bare mode virtual-memory translation supported
- *Svade*: Raise exceptions on improper A/D bits
- *Ssccptr*: Main memory supports page table reads
Expand All @@ -562,4 +567,3 @@ Instruction Set Manual; the hyperlinks lead to their separate specifications.
- *Shvstvecd*: `vstvec` supports Direct mode
- *Shvsatpa*: `vsatp` supports all modes supported by `satp`
- *Shgatpa*: SvNNx4 mode supported for all modes supported by `satp`, as well as Bare

0 comments on commit 839d567

Please sign in to comment.