Skip to content

Avoid wide signals in sensitivity lists of immediate assertions #269

Avoid wide signals in sensitivity lists of immediate assertions

Avoid wide signals in sensitivity lists of immediate assertions #269

Annotations

1 error and 3 warnings

Verilog Sources

failed Sep 30, 2024 in 41s