Skip to content

Renamed translate_off to ` ifndef SYNTHESIS `` #186

Renamed translate_off to ` ifndef SYNTHESIS ``

Renamed translate_off to ` ifndef SYNTHESIS `` #186

Annotations

1 warning

Verilog Sources

succeeded Mar 6, 2024 in 44s