Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

minutes of the cv-x-if meeting #406

Merged
merged 1 commit into from
Jun 1, 2021
Merged

minutes of the cv-x-if meeting #406

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
24 changes: 24 additions & 0 deletions cores/cv-x-if/meeting_minutes/May.31.2021.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,24 @@
Date: May 31, 2021

Attendees:

Davide Schiavonne (OpenHW Group) : [email protected]
Rick O'Connor (OpenHW Group) : [email protected]
Duncan Bees (OpenHW Group) : [email protected]
Jean Roch Coulon (Thales) : [email protected]
Matteo Perotti (ETH Zurich) : [email protected]
Mortiz Imfeld (ETH Zurich) : [email protected]
Gianna Paulin (ETH Zurich) : [email protected]
Omar Al Sherbini (UniBO) : [email protected]
Arjan Bink (SiLabs) : [email protected]


Updates:

1. Jean-Roch on 64bit: Thales will try to implement the interface on CV64A6. At the moment the current spec will be implemented, in 2 or 4 weeks they should have the RTL implementation of the spec to evaluate the Custom Security Spec ISA extensions.
They need to modify the co-processor interface as well to be compliant with the cv-x-if spec. What won’t be easy is to cope with speculative execution on the cva6 pipeline. If needed, probably the cv-x-if spec will be extended.

2. Mortiz on cv32e40p.rv32f: CMEM interface is almost completed. The encoding of the Cmem_q.reg_type is not completed for READ/WRITE/EXECUTE. A proposal will be submitted via PRs.

3. Omar cv32e40p.xpulpnn: modifying the decoder of the cv32e40p core to recognize illegal instructions that belong to the XPULPNN ISA. A script to generate automatic tests starting from the ISA has been made and tested on the cv32e40p. Issues will be open on the cv32e40p github repository to report that some of the PULPNN instructions are not recognized as illegal by the XPULP ISA (too little restrictive decoder). PRs will be submitted to fix the decoder.