Running verible

openhwgroup · Apr 9, 2024 · a963928 · a963928
1 parent 663a17d
commit a963928
Show file tree

Hide file tree

Showing 3 changed files with 12 additions and 12 deletions.
diff --git a/bhv/cv32e40p_rvfi_trace.sv b/bhv/cv32e40p_rvfi_trace.sv
@@ -37,14 +37,14 @@ module cv32e40p_rvfi_trace
 
     input logic [31:0] imm_s3_type,
 
-    input logic          rvfi_valid,
-    input logic   [31:0] rvfi_insn,
-    input integer        rvfi_start_cycle,
-    input time           rvfi_start_time,
-    input integer        rvfi_stop_cycle,
-    input time           rvfi_stop_time,
-    input logic   [31:0] rvfi_pc_rdata,
-    input rvfi_trap_t    rvfi_trap,
+    input logic              rvfi_valid,
+    input logic       [31:0] rvfi_insn,
+    input integer            rvfi_start_cycle,
+    input time               rvfi_start_time,
+    input integer            rvfi_stop_cycle,
+    input time               rvfi_stop_time,
+    input logic       [31:0] rvfi_pc_rdata,
+    input rvfi_trap_t        rvfi_trap,
 
     input logic [ 4:0] rvfi_rd_addr [1:0],
     input logic [31:0] rvfi_rd_wdata[1:0],

diff --git a/bhv/cv32e40p_tb_wrapper.sv b/bhv/cv32e40p_tb_wrapper.sv
@@ -404,8 +404,8 @@ module cv32e40p_tb_wrapper
       .csr_mcountinhibit_n_i (cv32e40p_top_i.core_i.cs_registers_i.mcountinhibit_n),
       .csr_mcountinhibit_we_i(cv32e40p_top_i.core_i.cs_registers_i.mcountinhibit_we),
 
-      .csr_mhpmevent_n_i (cv32e40p_top_i.core_i.cs_registers_i.mhpmevent_n),
-      .csr_mhpmevent_q_i (cv32e40p_top_i.core_i.cs_registers_i.mhpmevent_q),
+      .csr_mhpmevent_n_i(cv32e40p_top_i.core_i.cs_registers_i.mhpmevent_n),
+      .csr_mhpmevent_q_i(cv32e40p_top_i.core_i.cs_registers_i.mhpmevent_q),
       .csr_mhpmevent_we_i(cv32e40p_top_i.core_i.cs_registers_i.mhpmevent_we),
       .csr_mscratch_q_i(cv32e40p_top_i.core_i.cs_registers_i.mscratch_q),
       .csr_mscratch_n_i(cv32e40p_top_i.core_i.cs_registers_i.mscratch_n),

diff --git a/bhv/pipe_freeze_trace.sv b/bhv/pipe_freeze_trace.sv
@@ -380,8 +380,8 @@ function compute_csr_we();
     endcase
   end
 
-  if(csr_mhpmevent_we_i)begin
-      r_pipe_freeze_trace.csr.mhpmevent_we[r_pipe_freeze_trace.csr.addr[4:0]] = 1'b1;
+  if (csr_mhpmevent_we_i) begin
+    r_pipe_freeze_trace.csr.mhpmevent_we[r_pipe_freeze_trace.csr.addr[4:0]] = 1'b1;
   end
   // CSR_MCAUSE:   r_pipe_freeze_trace.csr.mcause_we = r_pipe_freeze_trace.csr.mcause_n != r_pipe_freeze_trace.csr.mcause_q; //for debug purpose
 endfunction