Skip to content
lint

RISC-V ISA Formal Verification files for SiemensEDA OneSpin tool. #467

Sign in to view logs

RISC-V ISA Formal Verification files for SiemensEDA OneSpin tool.

RISC-V ISA Formal Verification files for SiemensEDA OneSpin tool. #467

Triggered via pull request June 3, 2024 14:58
@pascalgouedopascalgouedo
synchronize #993
pascalgouedo:dev_dd_pgo_riscv_formal
Status Success
Total duration 12s
Artifacts –

lint.yml

on: pull_request
Format Verilog Sources
4s
Format Verilog Sources
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
Format Verilog Sources
Node.js 16 actions are deprecated. Please update the following actions to use Node.js 20: actions/checkout@v2, actions/setup-python@v2. For more information see: https://github.blog/changelog/2023-09-22-github-actions-transitioning-from-node-16-to-node-20/.
Format Verilog Sources
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/checkout@v2, actions/setup-python@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/