Pinned Loading
-
-
altera-pcie
altera-pcie PublicSimple framework for building PCIe-based solutions for Altera FPGAs
-
Build FPGALink and the cksum VHDL ex...
Build FPGALink and the cksum VHDL example, and use flcli to write data to a Nexys2 board, and then read data back from it. 1---------------------------------------------------------------------------------------------------
2Building FPGALink & the cksum example VHDL for Digilent Nexys2 (1200K) on Linux:
34# Install prerequisites:
5sudo apt-get install build-essential libreadline-dev libusb-1.0-0-dev python-yaml
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.