Skip to content
View makestuff's full-sized avatar

Block or report makestuff

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. umdkv2 umdkv2 Public

    APP:USB MegaDrive DevKit v2

    Shell 112 22

  2. libfpgalink libfpgalink Public

    LIB:Library for interacting with an FPGA over USB

    C 82 25

  3. altera-pcie altera-pcie Public

    Simple framework for building PCIe-based solutions for Altera FPGAs

    SystemVerilog 43 13

  4. Build FPGALink and the cksum VHDL ex... Build FPGALink and the cksum VHDL example, and use flcli to write data to a Nexys2 board, and then read data back from it.
    1
    ---------------------------------------------------------------------------------------------------
    2
    Building FPGALink & the cksum example VHDL for Digilent Nexys2 (1200K) on Linux:
    3
    
                  
    4
    # Install prerequisites:
    5
    sudo apt-get install build-essential libreadline-dev libusb-1.0-0-dev python-yaml