Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[spi_device,dv] Update testbench to mention new flash_status bits, mode and read pipeline #21862

Closed
rswarbrick opened this issue Mar 6, 2024 · 3 comments
Assignees
Labels
Component:DV DV issue: testbench, test case, etc. IP:spi_device

Comments

@rswarbrick
Copy link
Contributor

Description

This is to update the DV side of things to match the RTL changes that have been applied in the last couple of months (end of 2023 / start of 2024).

Practically speaking, this will mean that our existing test sequences cover some more behaviours. Since it's required for testing every intended feature, this is a requirement for V2 status.

@rswarbrick rswarbrick added Component:DV DV issue: testbench, test case, etc. IP:spi_device labels Mar 6, 2024
@antmarzam
Copy link
Contributor

PR #21977 - takes care of the new flash_status bits and behaviour change on flash_status: SPI side updates on each SPI-byte beat. TL-UL side updates on CSB going high. Also, READ_STATUS(#1/2/3) no longer wrap if the host leaves CSB active until the RTL returns multiple bytes.

@antmarzam
Copy link
Contributor

PR #22139 takes care of the new read pipeline feature

@antmarzam
Copy link
Contributor

Addr_mode changes in #23362
Further flash_status fixes in #22763

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Component:DV DV issue: testbench, test case, etc. IP:spi_device
Projects
None yet
Development

No branches or pull requests

2 participants