Skip to content

Commit

Permalink
Bump LLVM
Browse files Browse the repository at this point in the history
  • Loading branch information
maerhart committed Sep 6, 2024
1 parent 2c2ee6e commit fbf29e2
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion integration_test/Bindings/Python/dialects/seq.py
Original file line number Diff line number Diff line change
Expand Up @@ -85,7 +85,7 @@ def top(module):
# CHECK-LABEL: === Verilog ===
print("=== Verilog ===")

pm = PassManager.parse("builtin.module(lower-seq-to-sv)")
pm = PassManager.parse("builtin.module(lower-seq-to-sv,canonicalize)")
pm.run(m.operation)
# CHECK: always_ff @(posedge clk)
# CHECK: my_reg <= {{.+}}
Expand Down
2 changes: 1 addition & 1 deletion llvm
Submodule llvm updated 3640 files

0 comments on commit fbf29e2

Please sign in to comment.