Bump LLVM (#7572)

llvm · Sep 6, 2024 · cb7e9ba · cb7e9ba
1 parent 2c2ee6e
commit cb7e9ba
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/integration_test/Bindings/Python/dialects/seq.py b/integration_test/Bindings/Python/dialects/seq.py
@@ -85,7 +85,7 @@ def top(module):
   # CHECK-LABEL: === Verilog ===
   print("=== Verilog ===")
 
-  pm = PassManager.parse("builtin.module(lower-seq-to-sv)")
+  pm = PassManager.parse("builtin.module(lower-seq-to-sv,canonicalize)")
   pm.run(m.operation)
   # CHECK: always_ff @(posedge clk)
   # CHECK: my_reg <= {{.+}}

diff --git a/llvm b/llvm