Skip to content

Commit

Permalink
docs: update x86 cpuid feature list
Browse files Browse the repository at this point in the history 
Update the partial list of x86 cpuid features that are presented in the
NFD documentation. In particular, the following instructions were left
out of the list: AVXSLOW, CETIBT, CETSS, CLDEMOTE, HLE, MPX, RTM,
RTM_ALWAYS_ABORT, SERIALIZE, SHA, TSXLDTRK.
  • Loading branch information
@marquiz
marquiz committed Jun 7, 2022
1 parent 869c7cd commit cc1da2e
Showing 1 changed file with 30 additions and 6 deletions.
36 changes: 30 additions & 6 deletions docs/get-started/features.md
View file
Original file line number Diff line number Diff line change
Expand Up @@ -63,12 +63,36 @@ configuration options for details.

#### X86 CPUID flags (partial list)

| Flag | Description |
| --------- | ---------------------------------------------------------------- |
| ADX | Multi-Precision Add-Carry Instruction Extensions (ADX)
| AESNI | Advanced Encryption Standard (AES) New Instructions (AES-NI)
| AVX | Advanced Vector Extensions (AVX)
| AVX2 | Advanced Vector Extensions 2 (AVX2)
| Flag | Description |
| ------------------ | ------------------------------------------------------- |
| ADX | Multi-Precision Add-Carry Instruction Extensions (ADX)
| AESNI | Advanced Encryption Standard (AES) New Instructions (AES-NI)
| AVX | Advanced Vector Extensions (AVX)
| AVX2 | Advanced Vector Extensions 2 (AVX2)
| AMXBF16 | Advanced Matrix Extension, tile multiplication operations on BFLOAT16 numbers
| AMXINT8 | Advanced Matrix Extension, tile multiplication operations on 8-bit integers
| AMXTILE | Advanced Matrix Extension, base tile architecture support
| AVX512BF16 | AVX-512 BFLOAT16 instructions
| AVX512BITALG | AVX-512 bit Algorithms
| AVX512BW | AVX-512 byte and word Instructions
| AVX512CD | AVX-512 conflict detection instructions
| AVX512DQ | AVX-512 doubleword and quadword instructions
| AVX512ER | AVX-512 exponential and reciprocal instructions
| AVX512F | AVX-512 foundation
| AVX512FP16 | AVX-512 FP16 instructions
| AVX512IFMA | AVX-512 integer fused multiply-add instructions
| AVX512PF | AVX-512 prefetch instructions
| AVX512VBMI | AVX-512 vector bit manipulation instructions
| AVX512VBMI2 | AVX-512 vector bit manipulation instructions, version 2
| AVX512VL | AVX-512 vector length extensions
| AVX512VNNI | AVX-512 vector neural network instructions
| AVX512VP2INTERSECT | AVX-512 intersect for D/Q
| AVX512VPOPCNTDQ | AVX-512 vector population count doubleword and quadword
| ENQCMD | Enqueue Command
| GFNI | Galois Field New Instructions
| HYPERVISOR | Running under hypervi§sor
| VAES | AVX-512 vector AES instructions
| VPCLMULQDQ | Carry-less multiplication quadword

By default, the following CPUID flags have been blacklisted: BMI1, BMI2, CLMUL,
CMOV, CX16, ERMS, F16C, HTT, LZCNT, MMX, MMXEXT, NX, POPCNT, RDRAND, RDSEED,
Expand Down

0 comments on commit cc1da2e

Please sign in to comment.