Skip to content
View iamrk-vlsi's full-sized avatar
4 followers · 0 following
  • India

Block or report iamrk-vlsi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
iamrk-vlsi/README.md
  • 👋 Hi, I’m Rohit Kankal
  • 👀 I’m interested in RTL,FPGA Design, Computer Architecture,5G PHY,RISC-V,Neuromorphic Computing,AI/ML,Flexible Electronics,etc
  • 🌱 I’m currently learning Digital and Analog ASIC Design.
  • 💞️ I’m looking to collaborate on RTL Design,Verification, and FPGA projects.
  • 📫 How to reach me : [email protected]

Pinned Loading

  1. RISC-V-MYTH-Workshop RISC-V-MYTH-Workshop Public

    5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !

    C 11 6