Skip to content
View grayresearch's full-sized avatar

Highlights

  • Pro

Block or report grayresearch

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CX CX Public

    Proposed RISC-V Composable Custom Extensions Specification

    SystemVerilog 69 12

  2. s4ga s4ga Public

    a small simple slow serial FPGA core

    16

  3. tt02-s4ga tt02-s4ga Public

    Forked from TinyTapeout/tt02-verilog-demo

    TinyTapeout2 Super Slow Serial SRAM FPGA

    Python 12

  4. xsoc-xr16 xsoc-xr16 Public

    Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in Feb, Mar, Apr 2000 Circuit Cellar magazine

    C 11 1

  5. s3ga s3ga Public

    S3GA: a simple scalable serial FPGA

    Verilog 10 3

  6. caravel_s3ga caravel_s3ga Public template

    Forked from efabless/caravel_user_project

    S3GA serial FPGA + efabless Caravel project

    Verilog