add RTC registers

esp8266 · Jun 1, 2015 · ae055f9 · ae055f9
1 parent 492629a
commit ae055f9
Show file tree

Hide file tree

Showing 2 changed files with 20 additions and 9 deletions.
diff --git a/docs/rgisters_dump.txt b/docs/rgisters_dump.txt
@@ -547,21 +547,21 @@
            | 10987654321098765432109876543210 |            |            |      |      
 ===========|==================================|============|============|======|      
 0x60000700 | 00000000000110011100000001101010 | 0x0019C06A | 1687658    | Àj |      
-0x60000704 | 00000000001111100011111111111111 | 0x003E3FFF | 4079615    |  >?ÿ |      
+0x60000704 | 00000000001111100011111111111111 | 0x003E3FFF | 4079615    |  >?ÿ | RTCSV
 0x60000708 | 00000000001000000000000000000000 | 0x00200000 | 2097152    |      |      
 0x6000070C | 00000000000000011110000000101000 | 0x0001E028 | 122920     |   à( |      
 0x60000710 | 11111110000000000000000000000000 | 0xFE000000 | 4261412864 | þ    |      
 0x60000714 | 00000000000000000000000000000010 | 0x00000002 | 2          |      |      
 0x60000718 | 00000000000000000000100000001000 | 0x00000808 | 2056       |      |      
-0x6000071C | 00000000010100001010011111000011 | 0x0050A7C3 | 5285827    |  P§Ã |      
-0x60000720 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
-0x60000724 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
-0x60000728 | 00000000000000000000000000000101 | 0x00000005 | 5          |      |      
+0x6000071C | 00000000010100001010011111000011 | 0x0050A7C3 | 5285827    |  P§Ã | RTCCV
+0x60000720 | 00000000000000000000000000000000 | 0x00000000 | 0          |      | RTCIS
+0x60000724 | 00000000000000000000000000000000 | 0x00000000 | 0          |      | RTCIC
+0x60000728 | 00000000000000000000000000000101 | 0x00000005 | 5          |      | RTCIE
 0x6000072C | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
-0x60000730 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
-0x60000734 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
-0x60000738 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
-0x6000073C | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
+0x60000730 | 00000000000000000000000000000000 | 0x00000000 | 0          |      | RTCS0
+0x60000734 | 00000000000000000000000000000000 | 0x00000000 | 0          |      | RTCS1
+0x60000738 | 00000000000000000000000000000000 | 0x00000000 | 0          |      | RTCS2
+0x6000073C | 00000000000000000000000000000000 | 0x00000000 | 0          |      | RTCS3
 0x60000740 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
 0x60000744 | 00000000000000000000000000000000 | 0x00000000 | 0          |      |      
 0x60000748 | 00100000001100000010000000100000 | 0x20302020 | 540024864  |  0   |      

diff --git a/hardware/esp8266com/esp8266/cores/esp8266/esp8266_peri.h b/hardware/esp8266com/esp8266/cores/esp8266/esp8266_peri.h
@@ -148,6 +148,17 @@ extern uint8_t esp8266_gpioToFn[16];
 #define TCPD  2 //Prescale Devider (2bit) 0:1(12.5ns/tick), 1:16(0.2us/tick), 2/3:256(3.2us/tick)
 #define TCIT  0 //Interrupt Type 0:edge, 1:level
 
+//RTC Registers
+#define RTCMEM(i) ESP8266_REG(0x1100 + (((i) & 0xFF) * 4)) //RTC RAM 768 bytes, 192 registers
+#define RTCSV     ESP8266_REG(0x704) //RTC SLEEP COUNTER Target Value
+#define RTCCV     ESP8266_REG(0x71C) //RTC SLEEP COUNTER Value
+#define RTCIS     ESP8266_REG(0x720) //RTC INT Status
+#define RTCIC     ESP8266_REG(0x724) //RTC INT Clear
+#define RTCIE     ESP8266_REG(0x728) //RTC INT Enable
+#define RTCS0     ESP8266_REG(0x730) //RTC SCRATCH 0
+#define RTCS1     ESP8266_REG(0x734) //RTC SCRATCH 1
+#define RTCS2     ESP8266_REG(0x738) //RTC SCRATCH 2
+#define RTCS3     ESP8266_REG(0x73C) //RTC SCRATCH 3
 
 //UART SWAP Register
 #define USWAP ESP8266_DREG(0x28)