Skip to content

Commit

Permalink
pow
Browse files Browse the repository at this point in the history
  • Loading branch information
@alvoron
alvoron committed Sep 16, 2023
1 parent 397b093 commit bf4a6f9
Showing 1 changed file with 143 additions and 1 deletion.
144 changes: 143 additions & 1 deletion src/plugins/intel_cpu/src/emitters/aarch64/jit_eltwise_emitters.cpp
View file
Original file line number Diff line number Diff line change
Expand Up @@ -202,6 +202,68 @@ float my_function(float v1, float v2) {
return pow(v1, v2);
}

namespace {
// void preamble(dnnl::impl::cpu::aarch64::jit_generator* h) {
// using namespace Xbyak_aarch64::util;
// uint64_t sveLen = get_sve_length();

// h->stp(h->x29, h->x30, pre_ptr(h->sp, -16));
// /* x29 is a frame pointer. */
// h->mov(h->x29, h->sp);
// h->sub(h->sp, h->sp, static_cast<int64_t>(preserved_stack_size) - 16);

// /* x9 can be used as a temporal register. */
// h->mov(h->x9, h->sp);

// // if (vreg_to_preserve) {
// // st4((v8.d - v11.d)[0], post_ptr(x9, vreg_len_preserve * 4));
// // st4((v12.d - v15.d)[0], post_ptr(x9, vreg_len_preserve * 4));
// // }
// for (size_t i = 0; i < num_abi_save_gpr_regs; i += 2) {
// stp(Xbyak_aarch64::XReg(abi_save_gpr_regs[i]),
// Xbyak_aarch64::XReg(abi_save_gpr_regs[i + 1]),
// post_ptr(x9, xreg_len * 2));
// }

// // if (sveLen) { /* SVE is available. */
// // ptrue(P_ALL_ONE.b);
// // pfalse(P_ALL_ZERO.b);
// // }
// // if (sveLen >= SVE_256) {
// // ptrue(P_NOT_128.b, Xbyak_aarch64::VL16);
// // not_(P_NOT_128.b, P_ALL_ONE / Xbyak_aarch64::T_z, P_NOT_128.b);
// // }
// // if (sveLen >= SVE_512) {
// // ptrue(P_NOT_256.b, Xbyak_aarch64::VL32);
// // not_(P_NOT_256.b, P_ALL_ONE / Xbyak_aarch64::T_z, P_NOT_256.b);
// // }

// h->mov(h->X_SP, sp);
// h->sub_imm(h->X_TRANSLATOR_STACK, h->X_SP, translator_stack_offset, h->X_TMP_0);
// }

// void postamble(dnnl::impl::cpu::aarch64::jit_generator* h) {
// using namespace Xbyak_aarch64::util;

// h->mov(h->x9, h->sp);

// if (vreg_to_preserve) {
// ld4((v8.d - v11.d)[0], post_ptr(x9, vreg_len_preserve * 4));
// ld4((v12.d - v15.d)[0], post_ptr(x9, vreg_len_preserve * 4));
// }

// for (size_t i = 0; i < num_abi_save_gpr_regs; i += 2) {
// ldp(Xbyak_aarch64::XReg(abi_save_gpr_regs[i]),
// Xbyak_aarch64::XReg(abi_save_gpr_regs[i + 1]),
// post_ptr(x9, xreg_len * 2));
// }

// h->add(h->sp, h->sp, static_cast<int64_t>(preserved_stack_size) - 16);
// h->ldp(h->x29, h->x30, post_ptr(h->sp, 16));
// h->ret();
// }
} // namespace

template <dnnl::impl::cpu::aarch64::cpu_isa_t isa>
void jit_power_emitter::emit_isa(const std::vector<size_t> &in_vec_idxs, const std::vector<size_t> &out_vec_idxs) const {
if (exec_prc_ != Precision::FP32) {
Expand Down Expand Up @@ -256,6 +318,57 @@ void jit_power_emitter::emit_isa(const std::vector<size_t> &in_vec_idxs, const s



//h->preamble();

// {
// const size_t xreg_len = 8;
// const size_t vreg_len_preserve = 8; // Only bottom 8byte must be preserved.
// const size_t vreg_to_preserve = 8; // VREG8 - VREG15
// const size_t num_abi_save_gpr_regs = 12;

// const size_t preserved_stack_size = xreg_len * (2 + num_abi_save_gpr_regs)
// + vreg_len_preserve * vreg_to_preserve;

// // const size_t size_of_abi_save_regs = num_abi_save_gpr_regs * x0.getBit() / 8
// // + vreg_to_preserve * vreg_len_preserve;

// using namespace Xbyak_aarch64::util;
// uint64_t sveLen = 0; //get_sve_length();

// //h->stp(h->x29, h->x30, pre_ptr(h->sp, -16));
// /* x29 is a frame pointer. */
// //h->mov(h->x29, h->sp);
// h->sub(h->sp, h->sp, static_cast<int64_t>(preserved_stack_size) - 16);

// /* x9 can be used as a temporal register. */
// h->mov(h->x9, h->sp);

// if (vreg_to_preserve) {
// h->st4((h->v8.d - h->v11.d)[0], post_ptr(h->x9, vreg_len_preserve * 4));
// h->st4((h->v12.d - h->v15.d)[0], post_ptr(h->x9, vreg_len_preserve * 4));
// }
// for (size_t i = 0; i < num_abi_save_gpr_regs; i += 2) {
// h->stp(Xbyak_aarch64::XReg(dnnl::impl::cpu::aarch64::abi_save_gpr_regs[i]),
// Xbyak_aarch64::XReg(dnnl::impl::cpu::aarch64::abi_save_gpr_regs[i + 1]),
// post_ptr(h->x9, xreg_len * 2));
// }

// // if (sveLen) { /* SVE is available. */
// // h->ptrue(P_ALL_ONE.b);
// // h->pfalse(P_ALL_ZERO.b);
// // }
// // if (sveLen >= SVE_256) {
// // h->ptrue(P_NOT_128.b, Xbyak_aarch64::VL16);
// // h->not_(P_NOT_128.b, P_ALL_ONE / Xbyak_aarch64::T_z, P_NOT_128.b);
// // }
// // if (sveLen >= SVE_512) {
// // h->ptrue(h->P_NOT_256.b, Xbyak_aarch64::VL32);
// // h->not_(h->P_NOT_256.b, h->P_ALL_ONE / Xbyak_aarch64::T_z, P_NOT_256.b);
// // }

// h->mov(h->X_SP, h->sp);
// h->sub_imm(h->X_TRANSLATOR_STACK, h->X_SP, dnnl::impl::cpu::aarch64::jit_generator::translator_stack_offset, h->X_TMP_0);
// }

using TReg = typename dnnl::impl::cpu::aarch64::cpu_isa_traits<isa>::TReg;
TReg src = TReg(in_vec_idxs[0]);
Expand All @@ -267,18 +380,47 @@ void jit_power_emitter::emit_isa(const std::vector<size_t> &in_vec_idxs, const s

Xbyak_aarch64::SReg s0(0);
Xbyak_aarch64::SReg s1(1);
h->fmov(s1, power);
//h->fmov(s1, power);

for (auto i = 0; i < 4; i++) {
h->mov(s0, src.s[i]);
// TODO: move out of loop
h->fmov(s1, power);
h->blr(x8);

Xbyak_aarch64::WReg w0(0);
h->fmov(w0, s0);
h->mov(dst.s[i], w0);
}

// h->postamble();

// {
// using namespace Xbyak_aarch64::util;

// h->mov(h->x9, h->sp);

// const size_t xreg_len = 8;
// const size_t vreg_len_preserve = 8; // Only bottom 8byte must be preserved.
// const size_t vreg_to_preserve = 8; // VREG8 - VREG15
// const size_t num_abi_save_gpr_regs = 12;

// const size_t preserved_stack_size = xreg_len * (2 + num_abi_save_gpr_regs) + vreg_len_preserve * vreg_to_preserve;

// if (vreg_to_preserve) {
// h->ld4((h->v8.d - h->v11.d)[0], post_ptr(h->x9, vreg_len_preserve * 4));
// h->ld4((h->v12.d - h->v15.d)[0], post_ptr(h->x9, vreg_len_preserve * 4));
// }

// for (size_t i = 0; i < num_abi_save_gpr_regs; i += 2) {
// h->ldp(Xbyak_aarch64::XReg(dnnl::impl::cpu::aarch64::abi_save_gpr_regs[i]),
// Xbyak_aarch64::XReg(dnnl::impl::cpu::aarch64::abi_save_gpr_regs[i + 1]),
// post_ptr(h->x9, xreg_len * 2));
// }

// h->add(h->sp, h->sp, static_cast<int64_t>(preserved_stack_size) - 16);
// //h->ldp(h->x29, h->x30, post_ptr(h->sp, 16));
// }


// using TReg = typename dnnl::impl::cpu::aarch64::cpu_isa_traits<isa>::TReg;
Expand Down

0 comments on commit bf4a6f9

Please sign in to comment.