Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Switch to latest toolchain #67

Merged
merged 2 commits into from
Mar 21, 2022
Merged

Switch to latest toolchain #67

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
e0653d6
Switch to latest toolchain.
mactcp Mar 19, 2022
c9dbfec
Change readDataLoop alignment to 16
mactcp Mar 19, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion platformio.ini
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ upload_protocol = stlink
; 1.80201.181220 ; 921kb/sec
; 1.90201.191206 ; 912kb/sec
; 1.90301.200702 ; default - 955kb/sec
platform_packages = toolchain-gccarmnoneeabi@1.60301.0
platform_packages = toolchain-gccarmnoneeabi

build_unflags =
-Os
Expand Down
4 changes: 2 additions & 2 deletions src/BlueSCSI.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -857,7 +857,7 @@ void readDataPhase(int len, byte* p)
/*
* See writeDataLoop for optimization info.
*/
void readDataLoop(uint32_t blockSize) __attribute__ ((aligned(8)));
void readDataLoop(uint32_t blockSize) __attribute__ ((aligned(16)));
void readDataLoop(uint32_t blockSize)
{
register byte *dstptr= m_buf;
Expand All @@ -878,7 +878,7 @@ void readDataLoop(uint32_t blockSize)
REQ_OFF();
*dstptr++ = ~(ret >> 8);
// Move wait loop in to a single 8 byte prefetch buffer
asm("nop.w");
asm("nop.w;nop");
WAIT_ACK_INACTIVE();
REQ_ON();
// Extra 1 cycle delay
Expand Down