Add Arm64 encoding for groups IF_SVE_CW_4A

[snickolls-arm]

Adds encodings for some SVE mov and sel variants. Matching capstone output:

mov z0.h, p0/m, z30.h
sel z29.d, p15, z28.d, z4.d
mov z5.s, p13/m, z27.s

In the last case mov is aliased with sel.

Contributing towards #94549

[ghost]

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

Issue Details

---

Adds encodings for some SVE mov and sel variants. Matching capstone output:

mov z0.h, p0/m, z30.h
sel z29.d, p15, z28.d, z4.d
mov z5.s, p13/m, z27.s

In the last case mov is aliased with sel.

Contributing towards #94549

Author:	snickolls-arm
Assignees:	-
Labels:	area-CodeGen-coreclr
Milestone:	-

[snickolls-arm]

@a74nh @kunalspathak @dotnet/arm64-contrib

[ryujit-bot]

Diff results for #98762

Throughput diffs

Throughput diffs for linux/arm64 ran on windows/x64

MinOpts (-0.00% to +0.01%)

Collection	PDIFF
coreclr_tests.run.linux.arm64.checked.mch	+0.01%

Throughput diffs for osx/arm64 ran on windows/x64

MinOpts (-0.01% to +0.01%)

Collection	PDIFF
coreclr_tests.run.osx.arm64.checked.mch	+0.01%
libraries.pmi.osx.arm64.checked.mch	-0.01%

Throughput diffs for windows/arm64 ran on windows/x64

MinOpts (-0.01% to +0.01%)

Collection	PDIFF
coreclr_tests.run.windows.arm64.checked.mch	+0.01%
libraries.pmi.windows.arm64.checked.mch	-0.01%
realworld.run.windows.arm64.checked.mch	+0.01%

Details here

---

[a74nh]

This LGTM

[kunalspathak]

LGTM

[kunalspathak]

@snickolls-arm - do you mind merging the main to make sure superpmi pipelines are clean. The failures were fixed in #98760