Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[RISC-V] Fix GitHub_* tests #88640
[RISC-V] Fix GitHub_* tests #88640
Changes from all commits
6cce004
3c69208
31053db
c6c0b9f
File filter
Filter by extension
Conversations
Jump to
There are no files selected for viewing
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
It's code from LA64, when I made
genJmpMethod()
implementation, I've took ARM64 version since it's more clear. E.g. what's the meaning ofif (varDsc->GetOtherArgReg() < REG_STK)
?There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Because ARM64 and RISCV have different calling convention. Right, ARM64 seems more clearer, but RISCV follows LA64's. So we need to update like LA64.
GetOtherArgReg
is the second register for multi argument register for RISCV and LA64.In case of ARM64 in the test, it passes two float register arguments using one int register (REG_A0). So
compiler->lvaIsMultiregStruct
returnsfalse
. In method prolog in a callee, it makes two float values from REG_A0 in ARM64.There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
And why special case for float is need?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Because it cannot get the exact type by using
varDsc->GetLayout()->GetGCPtrType(1)
(only returns TYP_I_IMPL for all primitive and non-gc value type) andGetEmitter()->emitIns_R_S
needs the exact type for the arguments.If you want to update calling convention like ARM64, we can do. However, I think it is better to investigate after RISC-V is stable.