We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Hello everyone!
For example, I have some data structure:
class str extends Bundle { val a = UInt(5.W) val b = Bool() }
And create a Reg of Vec for such data structure:
val regVec = Reg(Vec (8, new str))
The problem is I can't to describe the init definition for such structure.
Is there any way to describe it? or may be I should choose another way for str or regVec declaration?
It is also interesting to learn about init for Valid(gen) or Decoupled(gen) Regs.
Can I create a Valid(gen) reg width only valid reg init value? like this:
always (posedge clock) begin if (reset) valid <= 1'b0 else if (something) valid <= something if (something) gen <= something end
The text was updated successfully, but these errors were encountered:
This is the problem in #418.
You can work around it by creating a wire for the "constant" of str, with something like this:
str
val initVal = Wire(new str) initVal.a := 0.U initVal.b := false.B val myReg = RegInit(initVal)
Sorry, something went wrong.
Thank you.
spec: mixed-input arguments for prim ops are no longer allowed (#1085)
e747c8c
This updates the spec to refelect the changes made in #587. It also fixes issue #968.
No branches or pull requests
Hello everyone!
For example, I have some data structure:
And create a Reg of Vec for such data structure:
val regVec = Reg(Vec (8, new str))
The problem is I can't to describe the init definition for such structure.
Is there any way to describe it? or may be I should choose another way for str or regVec declaration?
It is also interesting to learn about init for Valid(gen) or Decoupled(gen) Regs.
Can I create a Valid(gen) reg width only valid reg init value? like this:
The text was updated successfully, but these errors were encountered: