chore(deps): bump alloy-primitives from 0.6.3 to 0.6.4

[dependabot]

Bumps alloy-primitives from 0.6.3 to 0.6.4.

Changelog

Sourced from alloy-primitives's changelog.

0.6.4 - 2024-02-29

Bug Fixes

• [dyn-abi] Correctly parse empty lists of bytes (#548)
• [dyn-abi] Enable DynSolType.coerce_json to convert array of numbers to bytes (#541)

Dependencies

• [deps] Update winnow to 0.6 (#533)

Documentation

• [primitives] Add a bytes! macro example (#539)
• Fix relative paths in README files (#532)

Features

• Add TxKind (#542)
• [core] Re-export uint! (#537)
• Derive Allocative on FixedBytes (#531)

Miscellaneous Tasks

• [primitives] Improve from_slice functions (#546)
• Allow unknown lints (#543)
• [core] Add comments to cfg(doc) (#538)
• Remove unused imports (#534)

Other

• Add concurrency (#540)

Testing

• Add another ABI encode test (#547)
• Add some more coerce error message tests (#535)
• Bless tests (#530)

Commits

• f8897af chore: release 0.6.4
• 7e39882 fix(dyn-abi): correctly parse empty lists of bytes (#548)
• e1c33ab test: add another ABI encode test (#547)
• 06933f0 chore(primitives): improve from_slice functions (#546)
• 359676a chore: allow unknown lints (#543)
• 90e800e feat: add TxKind (#542)
• fdbc741 feat(core): re-export uint! (#537)
• 1a2bdae feat: derive Allocative on FixedBytes (#531)
• 134236b fix(dyn-abi): enable DynSolType.coerce_json to convert array of numbers to ...
• 14b81c8 ci: add concurrency (#540)
• Additional commits viewable in compare view

Dependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting @dependabot rebase.

---

Dependabot commands and options

You can trigger Dependabot actions by commenting on this PR:

• @dependabot rebase will rebase this PR
• @dependabot recreate will recreate this PR, overwriting any edits that have been made to it
• @dependabot merge will merge this PR after your CI passes on it
• @dependabot squash and merge will squash and merge this PR after your CI passes on it
• @dependabot cancel merge will cancel a previously requested merge and block automerging
• @dependabot reopen will reopen this PR if it is closed
• @dependabot close will close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually
• @dependabot show <dependency name> ignore conditions will show all of the ignore conditions of the specified dependency
• @dependabot ignore this major version will close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself)
• @dependabot ignore this minor version will close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself)
• @dependabot ignore this dependency will close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself)

[github-actions]

Valgrind Results:

==3942== Cachegrind, a cache and branch-prediction profiler
==3942== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==3942== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==3942== Command: target/release/snailtracer
==3942== 
--3942-- warning: L3 cache found, using its data for the LL simulation.
Snailtracer Host+Interpreter benchmark (2.1s) ...            not enough samples
==3942== 
==3942== I   refs:      463,575,657
==3942== I1  misses:          4,538
==3942== LLi misses:          2,945
==3942== I1  miss rate:        0.00%
==3942== LLi miss rate:        0.00%
==3942== 
==3942== D   refs:      237,186,099  (160,463,808 rd   + 76,722,291 wr)
==3942== D1  misses:        351,361  (    211,060 rd   +    140,301 wr)
==3942== LLd misses:        137,591  (      4,056 rd   +    133,535 wr)
==3942== D1  miss rate:         0.1% (        0.1%     +        0.2%  )
==3942== LLd miss rate:         0.1% (        0.0%     +        0.2%  )
==3942== 
==3942== LL refs:           355,899  (    215,598 rd   +    140,301 wr)
==3942== LL misses:         140,536  (      7,001 rd   +    133,535 wr)
==3942== LL miss rate:          0.0% (        0.0%     +        0.2%  )