Multi-core RISC System-on-chip - Tested on FPGA H/W with 96 cores.
See vmicro16_soc_config.v.
Made public on 02/09/2019.
This repository has been archived by the owner on Sep 2, 2019. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
bendl/vmicro16
About
Multi-core RISC System-on-chip - Verified with 96 cores
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published