Skip to content

Commit

Permalink
[VTA] [APPS] Update README on tsim example (#3409)
Browse files Browse the repository at this point in the history
* update README

* fix typo
  • Loading branch information
vegaluisjose authored and jroesch committed Jun 21, 2019
1 parent e443c40 commit 1e66455
Showing 1 changed file with 4 additions and 2 deletions.
6 changes: 4 additions & 2 deletions vta/apps/tsim_example/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -49,7 +49,9 @@ sudo apt install verilator sbt
## Setup in TVM

1. Install `verilator` and `sbt` as described above
2. Build [tvm](https://docs.tvm.ai/install/from_source.html#build-the-shared-library)
2. Get tvm `git clone https://github.com/dmlc/tvm.git`
3. Change VTA target in `tvm/vta/config/vta_config.json` from `sim` to `tsim`
4. Build [tvm](https://docs.tvm.ai/install/from_source.html#build-the-shared-library)

## How to run VTA TSIM examples

Expand All @@ -62,7 +64,7 @@ how to run both of them:
* Run `make`

* Test Chisel3 backend
* Open `<tvm-root>/vta/apps/tsim_example`
* Go to `<tvm-root>/vta/apps/tsim_example`
* Run `make run_chisel`

* Some pointers
Expand Down

0 comments on commit 1e66455

Please sign in to comment.