Skip to content

Commit

Permalink
Merge pull request #410 from CDarius/m5stack_cores3
Browse files Browse the repository at this point in the history
Add M5Stack CoreS3 board
  • Loading branch information
hathach authored Sep 5, 2024
2 parents 994c75a + c2442f0 commit 7ba0a47
Show file tree
Hide file tree
Showing 3 changed files with 65 additions and 0 deletions.
2 changes: 2 additions & 0 deletions ports/espressif/boards/m5stack_cores3/board.cmake
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
# Apply board specific content here
set(IDF_TARGET "esp32s3")
56 changes: 56 additions & 0 deletions ports/espressif/boards/m5stack_cores3/board.h
Original file line number Diff line number Diff line change
@@ -0,0 +1,56 @@
/*
* The MIT License (MIT)
*
* Copyright (c) 2024 CDarius
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
* THE SOFTWARE.
*/

#ifndef M5STACK_CORES3_H_
#define M5STACK_CORES3_H_

//--------------------------------------------------------------------+
// Button
//--------------------------------------------------------------------+

// Enter UF2 mode if GPIO is pressed while 2nd stage bootloader indicator
// is on e.g RGB = Purple. If it is GPIO0, user should not hold this while
// reset since that will instead run the 1st stage ROM bootloader
#define PIN_BUTTON_UF2 0

// GPIO that implement 1-bit memory with RC components which hold the
// pin value long enough for double reset detection.
//#define PIN_DOUBLE_RESET_RC 41

//--------------------------------------------------------------------+
// USB UF2
//--------------------------------------------------------------------+

#define USB_VID 0x303A
#define USB_PID 0x811B

#define USB_MANUFACTURER "M5Stack"
#define USB_PRODUCT "CoreS3"

#define UF2_PRODUCT_NAME USB_MANUFACTURER " " USB_PRODUCT
#define UF2_BOARD_ID "ESP32S3-AtomS3-01"
#define UF2_VOLUME_LABEL "CORES3BOOT"
#define UF2_INDEX_URL "https://shop.m5stack.com/products/m5stack-cores3-esp32s3-lotdevelopment-kit"

#endif
7 changes: 7 additions & 0 deletions ports/espressif/boards/m5stack_cores3/sdkconfig
Original file line number Diff line number Diff line change
@@ -0,0 +1,7 @@
# Board Specific Config

# Partition Table
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions-16MB.csv"

# Serial flasher config
CONFIG_ESPTOOLPY_FLASHSIZE_16MB=y

0 comments on commit 7ba0a47

Please sign in to comment.