Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
data		data
module		module
.gitignore		.gitignore
README.md		README.md
cpu.v		cpu.v
cputop.v		cputop.v

Repository files navigation

An Example of Simplified RISC-V Design

Based On the Code FULL OF MISTAKES👎🏻

About

A simple example on textbook

verilog risc-v vhdl-examples digital-system-design

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%