Skip to content

Pull requests: Xilinx/mlir-aie

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Fix topological sort use
#1945 opened Nov 25, 2024 by keryell Loading…
[WIP] Ignore me
#1943 opened Nov 22, 2024 by hunhoffe Draft
Passthrough Kernel for NPU2/Strix
#1879 opened Oct 24, 2024 by jgmelber Loading…
[WIP] experiment, please ignore
#1795 opened Sep 25, 2024 by AndraBisca Draft
update upload/download-artifact action
#1742 opened Sep 3, 2024 by fifield Loading…
[WIP] Augment IRON API
#1732 opened Aug 27, 2024 by hunhoffe Draft
[aievec] MLIR->LLVM flow for float inverse
#1697 opened Aug 15, 2024 by aidansander Loading…
Reorganize wheels
#1646 opened Jul 26, 2024 by andrej Draft
[aievec] Make transpose lowering more progressive
#1574 opened Jun 20, 2024 by jsetoain Loading…
Add Peano wheel
#1543 opened Jun 7, 2024 by stephenneuendorffer Loading…
PTQ with ResNet conv2x layers
#1433 opened Apr 27, 2024 by singagan Loading…
Change offset, len syntax in dma_bd
#1137 opened Mar 19, 2024 by makslevental Loading…
Add NpuSyncOp generation to AIEDmaToNpu
#1114 opened Mar 8, 2024 by AndraBisca Loading…
Cleanup calls to dyn_cast
#980 opened Feb 6, 2024 by AndraBisca Draft
Edge detect
#952 opened Jan 23, 2024 by stephenneuendorffer Loading…
ProTip! Updated in the last three days: updated:>2024-11-24.