Skip to content

ShailShah/MIPS_Implementation

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
lru
lru
 
 
mem
mem
 
 
D_ff.v
D_ff.v
 
 
D_ff_tb.v
D_ff_tb.v
 
 
Makefile
Makefile
 
 
README.md
README.md
 
 
adder.v
adder.v
 
 
adder_tb.v
adder_tb.v
 
 
alu.v
alu.v
 
 
alu_tb.v
alu_tb.v
 
 
ctrlCkt.v
ctrlCkt.v
 
 
ctrlCkt_tb.v
ctrlCkt_tb.v
 
 
datapath.v
datapath.v
 
 
datapath_tb.v
datapath_tb.v
 
 
decoder4to16.v
decoder4to16.v
 
 
decoder4to16_tb.v
decoder4to16_tb.v
 
 
mux16to1_32bit.v
mux16to1_32bit.v
 
 
mux16to1_32bit_tb.v
mux16to1_32bit_tb.v
 
 
mux2to1_32bit.v
mux2to1_32bit.v
 
 
mux2to1_32bit_tb.v
mux2to1_32bit_tb.v
 
 
mux2to1_4bit.v
mux2to1_4bit.v
 
 
mux2to1_4bit_tb.v
mux2to1_4bit_tb.v
 
 
mux4to1_32bit.v
mux4to1_32bit.v
 
 
mux4to1_32bit_tb.v
mux4to1_32bit_tb.v
 
 
register32bit.v
register32bit.v
 
 
register32bit_tb.v
register32bit_tb.v
 
 
registerFile.v
registerFile.v
 
 
registerFile_tb.v
registerFile_tb.v
 
 
sExt12to32bit.v
sExt12to32bit.v
 
 
sExt12to32bit_tb.v
sExt12to32bit_tb.v
 
 
temp
temp
 
 
test
test
 
 
zExt12to32bit.v
zExt12to32bit.v
 
 
zExt12to32bit_tb.v
zExt12to32bit_tb.v
 
 
zExt4to32bit.v
zExt4to32bit.v
 
 
zExt4to32bit_tb.v
zExt4to32bit_tb.v
 
 

Repository files navigation

MIPS_Implementation

Design datapath for a custom RISC architecture based on MIPS architecture capable of executing ISA containing 21 instructions, and implement the datapath in Verilog HDL along with a direct mapped cache with write-back policy.

About

No description, website, or topics provided.

Resources

Readme
Activity

Stars

0 stars

Watchers

2 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages