Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

core: stm32_gpio: register firewall controllers for GPIO access rights #7102

Open
wants to merge 19 commits into
base: master
Choose a base branch
from
Open

core: stm32_gpio: register firewall controllers for GPIO access rights #7102

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
19 commits
Select commit Hold shift + click to select a range
6098f15
dt-bindings: gpio: stm32mp: flags for non-secure GPIOs
etienne-lms Jul 4, 2024
40316b6
dt-bindings: pinctrl: stm32mp: flags for non-secure pins
etienne-lms Sep 17, 2024
67fc63e
dts: stm32: define SoC GPIO banks that are firewall controllers
etienne-lms Sep 2, 2024
834fd60
dts: stm32: most stm32mp15 UARTs pinctrl are non-secure
etienne-lms Jul 19, 2024
1b00060
dts: stm32: refine STM32MP15 secure/non-secure I2C4 pinctrl states
etienne-lms Sep 16, 2024
aab78fe
dts: stm32: refine STM32MP13 secure/non-secure USART4 pinctrl states
etienne-lms Sep 17, 2024
bff0bf6
dts: stm32: refine STM32MP25 secure/non-secure USART2 pinctrl states
etienne-lms Sep 17, 2024
4b4b516
drivers: stm32_gpio: check GPIO is not already consumed
etienne-lms Jul 19, 2024
f7dd665
drivers: stm32_gpio: factorize apply_rif_config()
etienne-lms Sep 2, 2024
932fbc2
drivers: stm32_gpio: register to firewall framework
etienne-lms Sep 2, 2024
56ac64d
drivers: stm32_gpio: check secure state of consumed GPIOs
etienne-lms Jul 19, 2024
6a91121
drivers: stm32_gpio: check secure state of pinctrl states
etienne-lms Oct 23, 2024
0fdcb2f
plat-stm32mp1: shared_resource: do not manage pins secure state
etienne-lms Oct 23, 2024
3514a81
drivers: stm32_i2c: remove use of stm32_pinctrl_set_secure_cfg()
etienne-lms Oct 23, 2024
d6bb020
drivers: stm32_uart: remove use of stm32_pinctrl_set_secure_cfg()
etienne-lms Oct 23, 2024
29400a4
drivers: stm32_uart: remove use of shared_resource for pinctlr
etienne-lms Oct 23, 2024
fe1b08e
plat-stm32mp1: stm32mp1_stpmic: remove use of shared_resource for pin…
etienne-lms Oct 23, 2024
c4427ea
drivers: stm32_gpio: remove gpio/pinctrl API function to set secure s…
etienne-lms Jul 4, 2024
ec60416
plat-stm32mp1: shared_resources: remove pin/GPIO secure state management
etienne-lms Oct 23, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions core/arch/arm/dts/stm32mp13-pinctrl.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -27,13 +27,13 @@

uart4_pins_a: uart4-0 {
pins1 {
pinmux = <STM32_PINMUX('D', 6, AF8)>; /* UART4_TX */
pinmux = <STM32_PINMUX_NSEC('D', 6, AF8)>; /* UART4_TX */
bias-disable;
drive-push-pull;
slew-rate = <0>;
etienne-lms marked this conversation as resolved.
Show resolved Hide resolved
};
pins2 {
pinmux = <STM32_PINMUX('D', 8, AF8)>; /* UART4_RX */
pinmux = <STM32_PINMUX_NSEC('D', 8, AF8)>; /* UART4_RX */
bias-disable;
};
};
Expand Down
9 changes: 9 additions & 0 deletions core/arch/arm/dts/stm32mp131.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -291,6 +291,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOA>;
reg = <0x0 0x400>;
st,bank-name = "GPIOA";
Expand All @@ -303,6 +304,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOB>;
reg = <0x1000 0x400>;
st,bank-name = "GPIOB";
Expand All @@ -315,6 +317,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOC>;
reg = <0x2000 0x400>;
st,bank-name = "GPIOC";
Expand All @@ -327,6 +330,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOD>;
reg = <0x3000 0x400>;
st,bank-name = "GPIOD";
Expand All @@ -339,6 +343,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOE>;
reg = <0x4000 0x400>;
st,bank-name = "GPIOE";
Expand All @@ -351,6 +356,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOF>;
reg = <0x5000 0x400>;
st,bank-name = "GPIOF";
Expand All @@ -363,6 +369,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOG>;
reg = <0x6000 0x400>;
st,bank-name = "GPIOG";
Expand All @@ -375,6 +382,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOH>;
reg = <0x7000 0x400>;
st,bank-name = "GPIOH";
Expand All @@ -387,6 +395,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
#access-controller-cells = <1>;
clocks = <&rcc GPIOI>;
reg = <0x8000 0x400>;
st,bank-name = "GPIOI";
Expand Down
Loading
Loading