Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

- simplified memory mapping, modified gary to output the full 24-bit … #6

Merged
merged 1 commit into from
Apr 23, 2019
Merged

- simplified memory mapping, modified gary to output the full 24-bit … #6

merged 1 commit into from
Apr 23, 2019

Conversation

nretro
Copy link
Contributor

@nretro nretro commented Apr 23, 2019

…address

  • now using the full 8M (1st sram bank) for everything chipset related
  • therefore 1mKickrom, hrtmon and 1.5M slowram can be used simulaneously, debug ROM (f0-f7) could be added easily.
  • fixed some bugs in the fast ram code (TG68K.vhd) (writeprotect kickrom, override NMI vector)
  • removed some unused wires

@nretro
- simplified memory mapping, modified gary to output the full 24-bit …
c006c54 
…address

- now using the full 8M (1st sram bank) for everything chipset related
- therefore 1mKickrom, hrtmon and 1.5M slowram can be used simulaneously, debug ROM (f0-f7) could be added easily.
- fixed some bugs in the fast ram code (TG68K.vhd) (writeprotect kickrom, override NMI vector)
- removed some unused wires
@nretro nretro closed this Apr 23, 2019
@nretro nretro reopened this Apr 23, 2019
@sorgelig sorgelig merged commit b93c039 into MiSTer-devel:MiSTer Apr 23, 2019
@nretro nretro mentioned this pull request Jul 16, 2019
Closed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@nretro @sorgelig