A crossbar array of dopant network processing units (DNPUs) -- Simulator

Description

A simulator to evaluate energy consumption of a crossbar array of DNPUs and compare it with a digital counterpart.

Getting Started

Dependencies

• You need a python environment with numpy==1.X.

Installing

• No specific installations is required to run the code.

Executing program

• Simply run each file.

Authors

Mohamadreza Zolfagharinejad -- University of Twente ([email protected])

Related references

Analog-to-digial converter (ADC)

• A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS

  • ADC -> 14.6 fJ per conversion step

• A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS

• A 2.2 fJ/Conversion-Step 9.74-ENOB 10 MS/s SAR ADC With 1.5× Input Range

  • ADC -> 2.2 jF per conversion step

• A 34fJ/conversion-step 10-bit 6.66MS/s SAR ADC with built-in digital calibration in 130nm CMOS

  • ADC -> 34 fJ per conversion step

• https://www.imec-int.com/en/adc-11-enob -> Analog Digital Converter 11 ENOB 170MS/s

  • ADC -> 10 fJ per conversion step

• A 12bit 250 MS/s 5.43fJ/conversion-step SAR ADC with adaptive asynchronous logic in 28 nm CMOS

  • ADC -> 5.4 fJ per conversion step

Digital-to-analog converter (DAC)

• Design of Relaxation Digital-to-Analog Converters for Internet of Things Applications in 40nm CMOS

  • DAC -> 1.2 fJ per conversion step

• A Highly Reconfigurable 40-97GS/s DAC and ADC with 40GHz AFE Bandwidth and Sub-35fJ/conv-step for 400Gb/s Coherent Optical Applications in 7nm FinFET

  • DAC -> 18 fJ per conversion step

Version History

• 0.1
  • Initial Release